


'912 Patent	Accused Instrumentalities
CLAIM 16	
[16pre] A memory module connectable to a computer system, the memory module comprising:	Samsung and Google have claimed that Samsung sells in the US to Google DDR4 LRDIMM and RDIMM that employ PDA (the "Disputed Memory Modules"). The JEDEC Standard No. 21C specification "follows the JEDEC standard DDR4 component specification JESD79-4." JEDEC Standard No. 21C (Aug. 2015), at Page 4.20.27-5. In Figure 3, reproduced below, the JEDEC Standard No. 21C specification provides an example of LRDIMM topologies illustrating the connection between the memory module and the memory controller of a computer system.
	Pre Data Buffer Data and Strobe Post Register ADD/CMD/CTRL and CLOCK Pre Register ADD/CMD/CTRL and CLOCK Controller
	Figure 3 — LRDIMM Topologies JEDEC Standard No. 21C (Aug. 2015), at Page 4.20.27-17.

'912 Patent	Accused Instrumentalities
	In accordance with the JEDEC Standard No. 21C specification, the DDR4 LRDIMM socket pin wiring assignment for connecting to a memory controller of a computer system is provided in Table 5, reproduced below.






'912 Patent	Accused Instrumentalities
	Similarly, In Figure 4 of the DDR4 RDIMM specification, reproduced below, the JEDEC Standard No. 21C specification provides an example of RDIMM topologies illustrating the connection between the memory module and the memory controller of a computer system.
	Post Register ADD/CMD/CTRL and CLOCK VTT
	(DQs, DM, DQS_t/DQS_c) Data and Strobe (DQs, DM, DQS_t/DQS_c) (DQs, DM, DQS_t/DQS_c)
	Pre Register ADD/CMD/CTRL and CLOCK
	Controller
	JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-19. <i>See also</i> JEDEC Standard No. 21C (May 2019), at Page 4.20.28-19.
	In accordance with the JEDEC Standard No. 21C specification, the DDR4 RDIMM socket pin wiring assignment for connecting to a memory controller of a computer system is provided in Table 5, reproduced below.




'912 Patent	Accused Instrumentalities	Accused Instrumentalities								
	Table 5 — DDR4 288 Pin RDIMM Pin Wiring Assignments									
	Front Side Pin Label	n Pin	Back side Pin Label	Front Side Pin Label	Back side Pin Label					
	TDQS12_t, DQS3_t, DM3_n, 40 DBI3_n, NQ			TDQS14_c, DQS14_c, NO 111 255	DQS5_c					
	VSS 42	186	DQS3_c DQS3_t	VSS 112 256 DQ46 113 257	DQS5_t VSS					
	DQ30 43 VSS 44			VSS 114 258 DQ42 115 259						
	DQ26 45 VSS 46	189	VSS	VSS 116 260 DQ52 117 261						
	CB4, NC 47	191		VSS 118 262 DQ48 119 263	DQ53					
	CB0, NC 49	193	vss	VSS 120 264	DQ49					
	TDQS17_t, DQS7_t, DM8_n, 51		CB1, NC	TDQS15_t, DQS15_t, DM6_n, DB16_n, NC 121 265						
	TDQS17_c, QS17_c, NO 52	196	DQS8_c	VSS 123 267	DQS6_t					
	VSS 53 CB6, NO 54	198	VSS	DQ54 124 268 VSS 125 269	DQ55					
	CB2, NC 56	200		DQ50 126 270 VSS 127 271	DQ51					
	VSS ⁵⁷ RESET_n ⁵⁸	202	vss	DQ60 128 272 VSS 129 273	DQ81					
	VDD 56		CKE1, NC VDD	DQ56 130 274 VSS 131 275	DQ57					
	VDD 61 ACT_1 62			TDQS16_t, DQS16_t, DM7_n, 132 276 DBI7_n, NO 133 277 TDQS16_c, DQS16_c, NO 133 277						
	BG <mark>0</mark> 63	207		VSS 134 278	DQS7_t					
	A12/BC_n 65	209	_	VSS 136 280 DQ58 137 281	DQ63					
	VDD 67	211		VSS 138 282 SAØ 139 283	DQ59					
	As de VDD 70	213	A5	SAI 140 284 SCL 141 285	VDDSPD					
		215	VDD	VPP 142 286 VPP 143 287						
	VDD 73			RFU 144 288						
	See JEDEC Standard No. 21C (Dec. 2015), at Pages 4.20.28-10 to 4.20.28-11. See also JEDEC Standard No. 21C (May 2019), at Pages 4.20.28-10 to 4.20.28-11.									

'912 Patent	Accused Instrumentalities
	JESD 248A (Mar. 2018), at Pages 7-9; see also, supra, [16pre].
[16.1] a printed circuit board;	For example, the JEDEC Standard No. 21C specification describes component types and placements as follows:
	"5.1 Component Types and Placement
	Components shall be positioned on the PCB to meet the minimum and maximum trace lengths required for DDR4 SDRAM signals."
	JEDEC Standard No. 21C (Aug. 2015), at Page 4.20.27-16; JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-17; JEDEC Standard No. 21C (May 2019), at Page 4.20.28.18; JESD 248A (Mar. 2018), at Page 18.
	The JEDEC Standard No. 21C specification further provides "[p]referred rules" DIMM routing space constraints in relation to printed circuit board design. These rules includes via size, pad spacing, line spacing, and the like. <i>See</i> JEDEC Standard No. 21C (Aug. 2015), at Pages 4.20.27-26 to 4.20.27-27; JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-28; JEDEC Standard No. 21C (May 2019), at Page 4.20.28-31; JESD 248A (Mar. 2018), at Page 31.
[16.2] a plurality of double-data-rate (DDR) memory devices coupled to the	On information and belief, the Disputed Memory Modules include a plurality of double-data-rate (DDR) memory devices coupled to the printed circuit board, the plurality of DDR memory devices having a first number of DDR memory devices arranged in a first number of ranks.
printed circuit board, the plurality of DDR memory devices having a first number of DDR memory devices arranged in a first number of ranks;	In Figure 10, reproduced below, the JEDEC Standard No. 21C specification provides an example of a plurality of DDR4 memory devices coupled to the printed circuit board, with the DDR4 memory devices arranged in a first number of ranks.





'912 Patent	Accused Instrumentalities
	See, e.g., Add. No. 1 to JESD 79-4, 3D Stacked DRAM, JESD 79-4-1-B, at 5-7 (Feb. 2021) (illustration of 2H, 4H, and 8H 3DS DRAM packages): CS_n
	Figure 3 — 2-1-1-1 Device (2H) CS_n
[16.3] a circuit coupled to the printed circuit board, the circuit comprising a logic element and a register,	The JESD 82-31A standard "defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the DDR4 Registering Clock Driver (RCD) with parity for driving address and control nets on DDR4 RDIMM and LRDIMM applications." JESD 82-31A (Aug. 2019), at Page 1. The DDR4 RCD comprises a logic element and a register. Figure 28 from JESD 82-31A, reproduced below, identifies the logic element and the register.



'912 Patent	Accused Instrumentalities
	In Figure 3 of the DDR4 LRDIMM specification, reproduced below, the JEDEC Standard No. 21C specification provides an example of a LRDIMM configuration where the DDR4 RCD is coupled to the printed circuit board.
	DDR4 RCD
	Pre Data Buffer Data and Strobe Post Register ADDICMO CTRL, CLOCK Prest Register Data Buffer Data and Strobe Post Register Data Buffer CMD and CLOCK Controller Figure 3 — LRDIMM Topologies JEDEC Standard No. 21C (Aug. 2015), at Page 4.20.27-17.

'912 Patent	Accused Instrumentalities
	Similarly, in Figure 4 of the DDR4 RDIMM specification, reproduced below, the JEDEC Standard No. 21C specification provides an example of a RDIMM configuration where the DDR4 RCD is coupled to the printed circuit board.
	DDR4 RCD
	Post Register ADD/CMD/CTRL and CLOCK VTT
	Data and Strobe (DQs, DM, DQS_t/DQS_c) Data and Strobe (DQs, DM, DQS_t/DQS_c) Pre Register ADD/CMD/CTRL and CLOCK
	JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-19. <i>See also</i> JEDEC Standard No. 21C (May 2019), at Page 4.20.28-19.
[16.4] the logic element receiving a set of input signals from the computer system, the set of input signals comprising at least one row/column address signal, bank address signals, and at least one chip-select signal,	JESD 82-31A also demonstrates that the logic element (DDR4 RCD) receives a set of input signals from the computer system, as described in the Terminal functions table, Table 21. As shown below, the set of input signals comprises: at least one row/column address signal (any one or more of DA13:0, DWES_n/A14, DCAS_n/A15, DRAS_n/A16, DA17); bank address signals (any two signals of the bank address signals, DBA1:0, or bank group address signals, DBG1:0); and at least one chip-select signal (any one chip select of the two input chip select signals: DCS1:0).





'912 Patent	Accused Instrumentalities
	JESD 82-31A (Aug. 2019), at Page 66.
[16.5] the set of input signals configured to control a second number of DDR memory devices arranged in a second number of ranks, the second number of DDR memory devices smaller than the first number of DDR memory devices and the second number of ranks less than the first number of ranks,	The set of input signals to the DDR4 RCD includes two input CS and other control and address signals that can control two ranks (second number of ranks) of eighteen 8-bit DDR memory devices (second number of memory devices). For example, DDR4 SDRAM devices arranged in a first rank are controlled using a first input chip select signal (DCS0) along with control and address signals, while other DDR4 SDRAM devices arranged in a second rank are controlled using a second input chip select signal (DCS1) along with control and address signals.
	JESD 82-31A provides that in normal operating modes, such as the Direct DualCS or Direct QuadCS modes, each input chip select signal, which is used to control one rank, is received by the register that in turn outputs a chip select signal to control one rank of DDR memory devices. <i>See</i> JESD 82-31A (Aug. 2019), at Page 2 ("In Direct DualCS mode (DA[1:0] = 00) the component has two chip select inputs, DCS0_n and DCS1_n, and two copies of each chip select output, QACS0_n, QACS1_n, QBCS0_n and QBCS1_n In Direct QuadCS mode (DA[1:0] = 01), the component has four chip select inputs, the two dedicated inputs DCS[1:0]_n and the DC[0] input pin functioning as DCS2_n and the DC[1] input pin functioning as DCS3_n, and two copies of each chip select output, QACS[3:0]_n and QBCS[3:0]_n.").
	In Encoded QuadCS mode, the DDR4 RCD specification provides for the generation of four chip select signals, one for each rank of a quad rank DDR4 RDIMM or LRDIMM by decoding the two input chip select signals using another input signal, namely DC0, as the encoding input. <i>See</i> JESD 82-31A (Aug. 2019), at Page 2 ("In Encoded QuadCS mode (DA[1:0] = 11), two copies of four output chip selects, i.e. QACS[3:0]_n and QBCS[3:0]_n, are decoded out of two DCS[1:0]_n inputs and the DC[0] input."). These modes are summarized in Table 1, reproduced below.

'912 Patent	Accused Instrumentalities								
	Table 1 — Generic DCS - QxCS Mapping								
			Output CS						
		Input CS	Direct DualCS mode	Direct QuadCS mode	Encoded QuadCS mode				
		DCS0_n	QxCS0_n	QxCS0_n	QxCS0_n, QxCS1_n				
		DCS1_n	QxCS1_n	QxCS1_n	QxCS2_n, QxCS3_n				
	<u> </u>	DCS2_n/DC0	n/a	QxCS2_n	n/a				
	L	DCS3_n/DC1	n/a	QxCS3_n	n/a				
	JESD 82-31A (A	ug. 2019),	at Page 3.						
	JESD 82-31A thus demonstrates that in Encoded Quad CS Mode, the set of input signals is configured to control a second number of DDR memory devices (18) smaller than the first number of DDR memory devices (36), and the second number of ranks (2) less than the first number of ranks (4). Memory modules featuring DDP DRAM are configured to operate in substantially the same way in material aspects as those featuring monolithic (<i>i.e.</i> , single-die) DRAM. For example, JESD 82-31A provides that one of the two ways to provide the required four chip-select signals is through the Encoded QuadCS Mode:								
	2.2.2 Quad CS	Modes							
	For DIMMs using dual-die packages there is a need for four CS signals rather than the standard two. For these modules two modes are available where four CS outputs are available. The memory controller can select by programming the CS mode control bits which of the two modes it wants to utilize.								
	There are two ways	s of accompli	ishing this:						
	by using four C CS Modes," abo		n the host (DCS[3:0]_n). This is the Direct Qu	adCS mode. See Chapt	er 2.2.1, "Direct			
	by using two C: "Encoded Quad	_		ts from the host (DCS	[1:0]_n and DC0). See	Chapter 2.2.3,			

'912 Patent	Accused Instrume	ntalities						
	<i>Id.</i> at 3.							
	Similarly, the JESD 79-4-1B standard further provides that DIMMs featuring ranks of 3DS DRAM operate in substantially the same way in material aspects to DIMMs featuring monolithic (<i>i.e.</i> , single-die) DRAM. For example, JESD 79-4-1B provides that the required signals to select a rank on the module are generated in in a manner similar to the "Encoded QuadCS mode" by using a combination of chip-select (CS) and chip-ID signals:							
	2.5 Logica	al Rank Addre	essing					
	The 3DS packs	age is organize	d into two, four	or eight logical	ranks.			
	For DDR4 3D	S devices, the l	logical ranks are	selected by the	Chip ID bus C	[2:0].		
	The functional behavior of logical rank(s) should not deviate from monolithic DDR4 SDRAMs (specified in JESD79-4A), except when noted in this document. Each logical rank may be implemented as a single slice but the DDR4 3DS addendum doesn't require this to be the case.							
	2.6 3D Sta	ack Organizat	ions					
	Table 1, "Suppaddendum.	ported 3D Stac	k Organizations	," indicates valid	d configurations	s supported by t	he DDR4 3DS	
			Table 1 — Supp	ported 3D Stack	k Organization	18		
	Logical # of CS_n Chip ID # of CKE # of ODT							
		2	1	C0	1	1		
	Ī	4	1	C0, C1	1	1		
	8 1 C0, C1, C2 1 1							
	JESD 79-4-1B at 4.							

Exhibit 2

See also, e.g., id. at 5-8:

Table 2 - DDR4 Address Table: 2H Stacked SDRAM


	DDR4 3DS Address Table: 2H 3D Stacked SDRAM											
3DS Logical Rank Organization						3DS Package Organization						
x4 x8 MSB Address												
Density Page Size	age Page	Col	Row		Capacity	Logical Rank	CS_n	C0				
	Size	Size	Size	Size	Size	Size	COI	x4 Die	x8 Die	Ī	NullK	
4 Gb	512 B	1 KB	Α9	A15	A14	8 Gb	0	L	L			
4 00	312 0	T KD	7	A13	A17	0 00	1	L	Н			
8 Gb	512 B	1 KB	Α9	A16	A15	16 Gb	0	L	L			
0 00	312 0	TKD	A3	A10	AIS	10 00	1	L	Н			
16 Gb	512 B	1 KB	A9	A17	A16	32 Gb	0	L	Ĺ			
10 00	512.0		110 A3 A11 A10 32 05	1	L	Н						

Table 3 - DDR4 Address Table: 4H Stacked SDRAM

DDR4 3DS Address Table: 4H 3D Stacked SDRAM										
	3DS Logical Rank Organization					3DS Package Organization				
	x4	x8	M	SB Addre	SS		Laninal			
Density	Page	Page	Col	Ro	ow	Capacity	Logical Rank	CS_n	C1	C0
	Size	Size	COI	x4 Die	x8 Die		Kalik			
	4 Gb 512 B 1 KB A9 A15 A14		0	L	L	L				
4 Gb		۸15	A14	4 16 Gb	1	L	L	Н		
4 60		TKD	As	AIS	A14	10 00	2	L	Н	L
							3	L	Н	Н
	512 B	1 KB	A9	A16	A15	32 Gb	0	L	L	L
8 Gb							1	L	L	Н
0.00	3120						2	L	Н	L
							3	L	Н	Н
							0	L	L	L
16 Gb	512 B	B 1 KB	Α9	A17	A16	64 Gb	1	L	L	Н
	3120		AS	A17			2	L	Н	L
							3	L	Н	Н


Patent	Accused Instrumentalities											
			Table	4 — DD	R4 Addre	ess Table:	8H Stacke	d SDRAM	M			
	DDR4 3DS Address Table: 8H 3D Stacked SDRAM											
		3DS Lo	gical Rai	nk Organi	ization		30	S Packag	e Orga	nizati	on	
		x4	x8		SB Addre	ss						
	Density	Page	Page	Col	Ro	w	Capacity	Logical Rank	CS_n	C2	C1	C0
		Size	Size	Coi	x4 Die	x8 Die		Kalik				
								0	L	L	L	L
								1	L	L	L	Н
								2	L	L	Н	L
	4 Gb	512 B	1 KB	A9	A15	A14	32 Gb	3	L	L	H	Н
	, 0,,	3.23		-	Als	Alt	32 00	4	L	Н	L	L
								5	L	Н	L	Н
			6	L	Н	Η	L					
								7	L	Н	Н	Н
			3 1 KB		A16	A15		0	L	L	L	L
				A9				1	L	L	L	Н
							64 Gb	2	L	L	Н:	L
	8 Gb	512 B						3	L	L	Н	Н
								4	L	Н	L	L
								5	L	Н	L	Н
								6	L	Ξ.	Н	L
	-							7	L	н	Н	н
								0	L	L	L	L
								2	L	L	H	Н
								3	L	L	Н	H
	16 Gb	512 B	1 KB	A9	A17	A16	128 Gb ·	4	L	Н		_
							-	5	L	Н	L	H
												_
									i			
								•	_			
							these devices	6 7 s. No 1:1 re	L L lationshi	H H p to ph	H H sysical	H

'912 Patent	Accused Instrumentalities							
[16.6] the circuit generating a set of output signals in response to the set of input signals,	response to the set of input signals, as described in the Terminal functions table, Table shown below, the set of output signals includes any of the register output address signal Q[A:B]A[13:0] corresponding to the set of input signals; any of the register output be bank group address signal Q[A:B]BA[1:0] or Q[A:B]BG[1:0] corresponding to the signals; and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded Quantum and the register output chip select signals corresponding to the Encoded							
	a set of	output signals						
	V	Т	able 21 —	Terminal functions				
	Signal Group		Type	Description				
	Output Control bus	QACKE0/1, QAODT0/1, QBCKE0/1, QBODT0/1	CMOS ²	Register output CKE and ODT signals.				
	College of the	QACS0_nQACS1_n,	CMOS ²	Register output Chip Select signals.				
		QBCS0_nQBCS1_n QACS2_nQACS3_n,	CMOS ²	Register output Chip Select signals. These pins initiate DRAM				
		QBCS2_nQBCS3_n		address/command decodes.				
		or						
		QAC0QAC1, QBC0QBC1	,	Some of these have alternative functions: • QxCS2_n \Rightarrow QxC0 • QxCS3_n \Rightarrow QxC1				
		QAC2, QBC2	CMOS ²	Register output Chip ID2 signals.				
	Output Address and Command bus	QAA0QAA13, QAA17, QBA0QBA13, QBA17, QABA0QABA1, QBBA0QBBA1, QAG0QAG1, QBG0QBG1	CMOS ²	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.				
		QAA14QAA16, QBA14QBA16 or QAWE n, QACAS n	CMOS ²	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock. In case of an ACT command some of these terminals have an alternative function: Register output command signals.				
		QARAS_n	,	• QxA14 <=> QxWE_n				
		QBWE_n, QBCAS_n, QBRAS_n		• QxA15 <=> QxCAS_n • OxA16 <=> OxRAS_n				
		QAACT_n,	CMOS ²	Outputs of the register, valid after the specified clock count and				
		QBACT_n		immediately following a rising edge of the clock.				
	IESD 92 21 A (Apr. 201	(1) at Page 62						
	JESD 82-31A (Aug. 201	9), at Page 62.						




'912 Patent	Accused Instrumentalities							
[16.7] the set of output signals configured to control the first number of DDR memory devices arranged in the first number of ranks,	JESD 82-31A also demonstrates that in Encoded Quad CS Mode, the set of output signals is configured to control the first number of DDR memory devices (36) arranged in the first number of ranks (4). As demonstrated in Table 2, reproduced below, in Encoded Quad CS Mode, the set of output signals includes four output chip select signals, two copies each, namely Q[A:B]CS[3:0]. The set of output signals is configured to control the first number of DDR memory devices (36) arranged in the first number of ranks (4). <i>See also</i> JESD 82-31A (Aug. 2019) at 3. ("When F0RC0D DA[1:0] = 11 the DDR4 register decodes two sets of four QxCS_n outputs from two DCS_n inputs by using the DC0 as the encoding input."). Table 2 — DCS, DC - QxCS, QxC Mapping in Encoded QuadCS mode							
		DCS1_n	DCS0_n	DC0 X	DC2 0	QxCS[3:0]_n	QxC2 No change	
		Н	Н	X	1	нннн		
				0	1	HHHL	0	1
		Н	L	1	0	HHLH	0	
				0	0		0	
		L	н	0	1	HLHH	1	
				1	0	LHHH	0	
				0	0	HLHL ¹	0	
		L	L	0	0		0	
				1	1	LHLH1	1	l
		1.Only one DCS	Sx_n input can be asser	ted for DRAM MRS a	nd DRAM read comm	ands		
	JESD 82-31A (Aug. 2019), at Page 3.							
	02 5111 (11ag. 2017), at 1 age 5.							
See also, supra, analysis for Element 16.5.								

'912 Patent	Accused Instrumentalities					
[16.8] wherein the circuit further responds to a command signal and the set of input signals from the computer system by selecting one or two ranks of the first number of ranks and transmitting the command signal to at least one DDR memory device of the selected one or two ranks of the first number of ranks; and	The DDR4 SDRAM specification JESD 79-4C "allows programmability of a given device on a rank" through the "per DRAM addressability" ("PDA") feature. 4.14 Per DRAM Addressability DDR4 allows programmability of a given device on a rank As an example, this feature can be used to program different ODT or Vref values on DRAM devices on a given rank. 1. Before entering 'per DRAM addressability (PDA)' mode, the write leveling is required. 2. Before entering 'per DRAM addressability (PDA)' mode, the following Mode Register setting is possible. RTT_PARK MR5 (A8:A6) = Enable RTT_NOM MR1 (A10:A9:A8) = Enable RTT_NOM MR1 (A10:A9:A8) = Enable RTT_NOM MR1 (A10:A9:A8) = Enable RTT_SOM MR1 (A10:A9:					
	reproduced below.					




'912 Patent	Accused Instrumentalities					
	As set forth in JESD 79-4C Table 35, reproduced in relevant part below, the MRS function includes at least one address signal, bank address signals, and a chip-select signal.					
	[BG=Bank Group Address, BA=Bank Address, RA=Row Address, CA=Column Address, BC_n=Burst Chop, X=Don't Care, V=Valid].					
	Table 35 — Command Truth Table					
	Function Abbreviation CKE CS_n ACT_n RAS_n CAS_n ME_n/ A14 BG0- BA1 C2-C0 A12/ BC_n A13, A10/ A14 A10/ AP NOTE					
	Mode Register Set MRS H H L L L BG BA V OP Code 12					
	JESD 79-4C (January 2020), at Page 29. MR3 is a MRS command that includes one row address signal A4=1 that sets the operating mode to the PDA Mode, as defined in Table 22, reproduced below. MR3 Table 22 — Mode Register 3					
	Address Operating Mode Description					
	BG1 RFU 0 = must be programmed to 0 during MRS					
	000 = MR0 100 = MR4					
	BG0, BA1:BA0 MR Select 001 = MR1 101 = MR5 010 = MR2 110 = MR6					
	011 = MR3					
	A17 RFU D = must be programmed to 0 during MRS					
	A13 RFU D = must be programmed to 0 during MRS					
	A12:A11 MPR Read Format 01 = Staggered 01 = Parallel 11 = Reserved					
	A10:A9 Write CMD Latency when CRC and DM are enabled (see Table 24)					
	A8:A6 Fine Granularity Refresh (see Table 23)					
	A5 Temperature sensor readout D : disabled 1: enabled					
	Per DRAM Addressability D = Disable 1 = Enable					
	A3 Geardown Mode D = 1/2 Rate 1 = 1/4 Rate					
	JESD 79-4C (January 2020), at Page 22.					




'912 Patent	Accused Instrumentalities					
	DDR4RCD02 generates a BCOM Write command instead of a BCOM MRS Write command in order to forward the data buffer's host interface DQ inputs to the DRAMs which use their DQ0 pins for device selection."). <i>See also</i> , JESD82-31A (Aug. 2019), at Page 16:					
			Table 7 — Multicycle Sequence for Write Commands			
	(cl	me lock cle) BCOM[3:	Description			
	0	Prev Cmo	Previous command or data transfer			
	1	WR	Write command			
			BCOM[3:0] = 1000			
	2	DAT0	Transfer the rank ID for write command			
			BCOM[1:0] = {RANK_ID[1:0]} for DRAM writes			
			Burst length information for Write data			
			BCOM[3:2] = {0, 0} for BC4			
			BCOM[3:2] = {0, 1} for BC8			
	3	PAR[3:0]	Even parity bits for WR command and data			
			PAR[x]: Parity bit for previous two BCOM[x] transfers			
	4	Next Cmo	Next Command			
	but is also infringed provided by Samsun of this element, and substantially different exactly the same fun (as described herein). Accused Instruments command signals to	under the doing is being unthe Accused int from the rection, in sub, and achievalities that a at least one	fringed (directly and/or indirectly) by Samsung, as described herein, octrine of equivalents because the structure and functionality sed to satisfy this claim limitation and therefore there is no vitiation. Instrumentalities incorporate structure and functionality that is not equirements of this limitation because they achieve substantially or stantially or exactly the same way as set forth in the claim element e substantially or exactly the same result. The compliant with the DDR4 standard are configured to transmit DDR memory device. To the extent that the Accused meet this claim limitation, they perform this functionality in			


'912 Patent	Accused Instrumentalities
	substantially the same way by conveying, through one or more electrical connections, command signals to DDR memory devices, which command signals include MRS commands and DQ0 values. The Accused Instrumentalities achieve the substantially same result in that DDR memory devices are provided with command signals (including MRS commands (MR3) and DQ0 values) over the one or more electrical connections.
	Therefore, to the extent the Accused Instrumentalities do not literally meet the claim element, there is an insubstantial difference in how the Accused Instrumentalities operate compared to this element, and the Accused Instrumentalities at least equivalently meet this limitation.
[16.9] a phase-lock loop device coupled to the printed circuit board, the phase-lock loop device operatively coupled to the plurality of DDR memory devices, the logic element, and the register.	In Figure 28, reproduced below, JESD82-31A indicates that the DDR4 RCD includes a PLL that is operatively coupled to the plurality of DDR memory devices (via the complementary clock outputs to DDR4 SDRAM devices Y3:0_t, Y3:0_c), the logic element (via connections to at least multiple logic blocks within the logic element), and the register (via connections to many registers within the register, e.g. state machine, control words registers CW Table, CW state machine).



'912 Patent	Accused Instrumentalities
[16.10] wherein the command signal is transmitted to only one DDR memory device at a time.	As illustrated above, JESD 79-4C provides the PDA feature for transmitting the command signal to only one DDR memory device at a time: 4.14 Per DRAM Addressability DR4 allows programmability of a given device on a rank values on DRAM devices on a given rank. 1. Before entering 'per DRAM addressability ('PDA)' mode, the write leveling is required. 2. Before entering 'per DRAM addressability ('PDA)' mode, the following Mode Register setting is possible. -RTT_PARK MR5 (A8.A8) = Enable -RTT_NOM MR1 (A10.A9.A8) = Enable 3. Enable 'per DRAM addressability ('PDA)' mode using MR3 bit "A4=1". 4. In the 'per DRAM addressability mode, all MRS command is qualified with DQ0 for x4 and x8, and DQL0 for x16. DRAM captures DQ0 for x4 and x8, and DQL0 for x16 by using DQS_c and DQS_t for x4 and x8, DQSL_c and DQSL_t for x16 signals as shown Figure 36. (If the value on DQ0 for x4 and x0 and DQL0 for x16 is 0 them the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 is 0 them the DRAM executes the MRS command. If the value on DQ0 is 1, then the DRAM ignores the MRS command The controller can choose to drive all the DQ bits. JESD 79-4C (January 2020), at Page 63. In PDA mode, PDA commands include Mode Register Set (MRS) with DQ0=Low of the target DDR memory device to be programmed, as shown in the Simplified State Diagram of Figure 6, reproduced below.



'912 Patent	Accused Instrumentalities						
	As set forth in JESD 79-4C Table 35, reproduced in relevant part below, the MRS function includes						
		at least one address signal, bank address signals, and a chip-select signal.					
	[BG=Bank Group Address, BA	=Bank Address, RA=Row Address, C	CA=Column Address, I	BC_n=Burst Chop, X=Don't	t Care, V=Valid].		
		Table 35 — Comn	nand Truth Table				
		reviati CKE CS_n ACT_n RAS_n	CAS_n WE_n/ BG0- B	1A0- BA1 C2-C0 A12/ BC_n A13, A1 A11 A1	10/ A0-A9 NOTE		
		on Previous Current CS_n ACT_n /A16		BA V OP Code			
	JESD 79-4C (January 2020), at Page 29. MR3 is a MRS command that includes one row address signal A4=1 that sets the operating mode to the PDA Mode, as defined in Table 22, reproduced below.						
	MR3						
		Table	e 22 — Mode Regi	ister 3			
	Addre	ss Operating Mode		Description			
	BG1	RFU	0 = must be program	med to 0 during MRS			
			000 = MR0	100 = MR4			
	BG0, BA1:BA0	MR Select	001 = MR1	101 = MR5			
	BOU, BA1.BA0	WIT SELECT	010 = MR2	110 = MR6			
			011 = MR3	111 = RCW1			
	A17	RFU	0 = must be program	med to 0 during MRS			
	A13	RFU	0 = must be program	med to 0 during MRS			
	A12:A11	MPR Read Format	00 = Serial 01 = Parallel	10 = Staggered 11 = Reserved			
	Mrite CMD Latency when CRC and DM are enabled (see Table 24)						
	A8:A6	Fine Granularity Refresh Mode	(see Table 23)				
	A5	Temperature sensor reador	ut 0 : disabled	1: enabled			
	A4)	Per DRAM Addressability	0 = Disable	1 = Enable			
	A3	Geardown Mode	0 = 1/2 Rate	1 = 1/4 Rate			
	JESD 79-4C (January 2020),	at Page 22.					



'912 Patent	Accused Instrumentalities					
	selection. See also JESD82-31A (Aug. 2019), at Page 19 ("For MRS Write commands in PDA (Per DRAM Addressability) mode when the DIMM type bit in F0RC0D is set to '0' (LRDIMM), the DDR4RCD02 generates a BCOM Write command instead of a BCOM MRS Write command in order to forward the data buffer's host interface DQ inputs to the DRAMs which use their DQ0 pins for device selection."). See also, JESD82-31A (Aug. 2019), at Page 16: Table 7 — Multicycle Sequence for Write Commands					
		Time (clock				
	I -	cycle)	BCOM[3:0]	Description Provides the description		
	I	0	Prev Cmd	Previous command or data transfer		
	1 WR Write command					
	BCOM[3:0] = 1000 2 DAT0 Transfer the rank ID for write command					
		2	DATO	BCOM[1:0] = {RANK_ID[1:0]} for DRAM writes		
				Burst length information for Write data		
				BCOM[3:2] = {0, 0} for BC4		
				BCOM[3:2] = {0, 1} for BC8		
		3	PAR[3:0]	Even parity bits for WR command and data		
				PAR[x]: Parity bit for previous two BCOM[x] transfers		
		4	Next Cmd	Next Command		
	but is also infring provided by Sam of this element, a substantially differently the same (as described her Accused Instrum command signal	ged un nsung i and the ferent to functi rein), a nentalit s to on	der the doct s being used e Accused In from the req on, in substand achieve s ties that are ly one DDR	nged (directly and/or indirectly) by Samsung, as or rine of equivalents because the structure and functed to satisfy this claim limitation and therefore the astrumentalities incorporate structure and function uirements of this limitation because they achieve antially or exactly the same way as set forth in the substantially or exactly the same result. compliant with the DDR4 standard are configured a memory device at a time. To the extent that the eet this claim limitation, they perform this function	tionality re is no vitiation hality that is not substantially or c claim element I to transmit Accused	

'912 Patent	Accused Instrumentalities
	substantially the same way by conveying an MRS command (MR3) and a DQ0 value to a DDR memory device while in PDA mode. Specifically, only one DDR memory device that receives the MRS command (MR3) and DQ0=Low will perform the command when PDA mode is enabled, while DDR memory devices that receive the MRS command (MR3) but do not receive DQ0=Low will not perform the command. The Accused Instrumentalities achieve the substantially same result by sending an MRS command (MR3) to DDR memory devices in which only one DDR memory device is provided with DQ0=Low. Since only one of the DDR memory devices receives DQ0=Low, only that DDR memory device will perform the MRS command (MR3). Therefore, to the extent the Accused Instrumentalities do not literally meet the claim element, there
	is an insubstantial difference in how the Accused Instrumentalities operate compared to this element, and the Accused Instrumentalities at least equivalently meet this limitation.